Skip to main content
Cyber Security and Resilience Technology
Cyber Security and Resilience Technology
Main navigation
Home
People
All Profiles
Leadership Team
Affiliate Faculty
Research Scientists
Research Staff
Postdoctoral Fellows
Students
Team
Projects
Startups
Datasets
Field programmable gate array
Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77 Gbitss
1 min read ·
Sat, Jul 20 2013
News
NIST
Circuits
chaos
Field programmable gate array
Random number generator
Lyapunov exponent
Abhinav S. Mansingka, et al., "Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77 Gbitss" Microelectronics Journal 44, (9), 2013, 744. Abstract: This paper introduces fully digital implementations of four different systems in the 3rd order jerk-equation based chaotic family using the Euler approximation. The digitization approach enables controllable chaotic systems that reliably provide sinusoidal or chaotic output based on a selection input. New systems are introduced, derived using logical and arithmetic operations between two system